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Abstract—DC-link capacitors in power electronic converters 
are a major constraint on improvement of power density as well 
as reliability.  Evaluation of the dc-link capacitors in terms of 
power loss, ageing, and failure rate will play an important role in 
design stages of the next-generation power converters. This paper 
proposes a new evaluation circuit for dc-link capacitors used in a 
high-power three-phase inverter, which is intended for testing 
power loss, failure rate, ageing, and so on.  The evaluation circuit 
produces a practical ripple current waveform and a dc bias 
voltage into a capacitor under test, in which the ripple current is 
equivalent to that generated by the three-phase inverter on the dc 
link.  The evaluation circuit employs a full-scale current-rating 
and downscaled voltage-rating inverter for producing the ripple 
current, so that the power rating of the evaluation circuit is much 
smaller than that of a full-scale current rating and full-scale 
voltage rating inverter. Theoretical analysis and simulated results 
verify the effectiveness of new evaluation circuit. 
 
Index Terms—DC-link capacitors, high-power density, 
reliability, three-phase inverters. 
 
I. INTRODUCTION 
Power density of power electronic converters are 
continuously becoming higher and higher as their market size is 
getting larger and larger, which is accompanied by smaller 
power loss, lower volume, and lower weight in the converter. 
The market size growth also requires improvement of 
reliability not only in power semiconductor devices but also in 
passive components [1, 2]. Hence, the next-generation power 
converters will be designed with managing both power density 
and reliability. 
DC-link capacitors in power electronic converters are a major 
constraint on improvement of power density [3, 4]. They tend 
to include a design margin of size or capacitance due to power 
loss. Thus, the minimum design margin of the capacitors is 
desirable, which should be considered in design stages of the  
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converters.  Furthermore, a lifetime of the capacitors is usually 
shorter than that of semiconductor devices or magnetic devices, 
which would degrade reliability of the power converters. 
Evaluation of the capacitors in terms of power loss, ageing, and 
failure rate will play an important role in design stages of the 
next-generation power converters [5-14].  However, 
characteristics of the capacitors are usually evaluated by a 
single sinusoidal current such as 120 Hz, 1 kHz, and so on [9, 
10, 14-16].  There are some kinds of “ripple current tester” 
instruments that provide a sinusoidal ripple current as well as a 
dc-bias voltage into the capacitor [16]. Actual current flowing 
out of the converter into the capacitor contains multiple 
frequency components [17], so that characteristics of the 
capacitors cannot be exactly estimated. Although the so-called 
fast Fourier transform (FFT) can extract the multiple frequency 
components from the actual current, a power loss of the 
capacitor cannot be estimated using the multiple frequency 
components because power loss in general has a nonlinear 
characteristic.  In addition, the dc bias voltage across the 
capacitor affects power loss and ageing [2, 7, 13, 14].  Thus, the 
power converters often employ more capacitors than necessary. 
It is important to develop an evaluation circuit for component 
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Fig. 1   Basic concepts of an evaluation circuit for a high-power capacitor. (a) 
Using full-scale inverter. (b) Using full-scale current-rating and downscale 
voltage-rating inverter. 
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testing of capacitors, which will be utilized in design stages or 
in tests before shipment of the converters.  Note that the system 
should behave as an existing inverter in terms of the dc bias 
voltage and ripple current waveform of the capacitor. 
This paper proposes a new evaluation circuit for dc-link 
capacitors used in a high-power three-phase inverter, which 
presents a practical ripple current waveform that is equivalent 
to that of the existing inverter.  The circuit will be utilized for 
evaluating the capacitor by electric or thermal measurement 
such as the followings: 
1. Electrical measurement of ESR and capacitance [8, 11]. 
2. Power loss measurement by electrical or calorimetric 
measurement [12, 18]. 
3. Accelerated aging [14]. 
Although this paper does not pay attention to measuring 
characteristics of the capacitor under test, it just focuses on 
design and analysis of the evaluation circuit.  The following 
sections describes possible circuit configurations, intensive 
theoretical analysis, and power rating of the evaluation circuit.   
II. BASIC CONCEPT 
A. Evaluation circuit for capacitors 
The most effective way to evaluate dc-link capacitors is 
measuring their characteristics with an existing converter in 
operation.  For example, references [6, 8, 11] discuss real-time 
monitoring for capacitor condition using equivalent series 
resistance (ESR) and capacitance.  Therefore, a basic idea of 
the evaluation circuit would utilize the existing inverter.  Fig. 1 
(a) shows the basic idea of the evaluation circuit, in which a 
full-scale current-rating and full-scale voltage-rating inverter is 
connected to a capacitor under test, CUT.  The inverter provides 
a practical ripple current and dc bias voltage for the capacitor.  
There are some special circuits that evaluate the capacitors [10, 
14].  Reference [10] presents a simple circuit to evaluate an 
electrolytic capacitor, which consists of a combination of a 
dc-voltage supply providing a dc bias voltage, and a 
line-frequency transformer injecting a sinusoidal ripple current.  
The circuit is useful for estimating the capacitance and 
equivalent series resistance (ESR).  Reference [14] presents a 
test circuit for accelerated aging of metalized film capacitors, 
which consists of a combination of a resonant inverter 
producing a sinusoidal ripple current and a dc voltage supply 
providing a dc bias voltage.    Although both the two 
combinations contribute to reducing the overall power rating of 
the evaluation circuit, the ripple current waveform is different 
from the practical one generated by the inverter. 
Fig. 1 (b) shows the basic concept of the proposed evaluation 
circuit that employs a small inverter, the capacitor under test, a 
bypassing capacitor, a choke inductor, and a high-voltage dc 
supply. The concept is similar to the circuits proposed in [10] 
and [14] in terms of a combination of a ripple current source 
and a dc voltage supply, whereas it presents a practical ripple 
current waveform, i.e., the same current waveform as that 
generated by the inverter.  Current rating of the small inverter is 
full-scale, while voltage rating of that is downscale.  The 
high-voltage dc supply keeps the capacitor voltage a desired dc 
bias voltage.  The bypassing capacitor is used for circulating the 
ripple current generated by the inverter through the capacitor 
under test.  The choke inductor is used for blocking the ripple 
current, through which only dc current flows.  Hence, the 
proposed circuit operates as a full-scale voltage-rating and 
full-scale current-rating inverter from the standpoint of the dc 
bias voltage and ripple current.  Thus, power-rating of the small 
inverter is much smaller than that of the full-scale inverter.  
B. Possible configurations of the small inverter 
Candidates for the small inverter can be classified into the 
followings: 
1. Single-phase current-source inverter (CSI)  (Fig. 2 (a)) 
2. Single-phase voltage-source inverter (VSI) (Fig. 2 (b)) 
3. Three-phase voltage-source inverter (VSI)  (Fig. 2 (c)) 
The evaluation circuit using the single-phase CSI behaves as a 
full-scale three-phase or single-phase inverter if it can provide 
the same ripple current waveform as the current generated by 
the full-scale single-phase or three-phase inverter, respectively.  
However, not only pulse width but also amplitude should be 
modulated to synthesize the ripple current waveform.  In 
practice, therefore, quite complex control would be required for 
the CSI.  
The single-phase VSI can be used for an evaluation circuit for 
the full-scale single-phase inverter. DC-link terminal of the VSI 
is connected to the bypassing capacitor and capacitor under test, 
so that the voltage across the bypassing capacitor is slightly 
lower than that across the capacitor under test by the dc-link 
voltage. Since instantaneous power in a single-phase circuit 
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Fig. 2 Possible configurations of the small inverter. (a) Single-phase CSI.  (b) 
Single-phase VSI. (c)Three-phase VSI 
 
 
 
Fig. 3  Proposed evaluation circuit using a three-phase VSI. 
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fluctuates at double the fundamental frequency, a ripple 
amplitude of the dc-link voltage in the single-phase VSI tends 
to be large. It will be a constraint on the voltage rating of the 
VSI because the dc-link voltage should be larger than the ripple 
amplitude. The evaluation circuit consisting of the single-phase 
VSI would be applicable to capacitors of modular multilevel 
cascade converters (MMCC) [19], that are also referred to 
“modular multilevel converters (MMC)” or “cascaded 
H-bridge converters (CHB),” because they consist of 
single-phase full-bridge converters.  
The three-phase VSI is a candidate for an evaluation circuit 
for the full-scale three-phase inverter.  DC-link terminal of the 
three-phase VSI is connected to the bypassing capacitor and 
capacitor under test like the single-phase VSI. On the other 
hand, a ripple amplitude of the dc-link voltage in the 
three-phase VSI is much lower than that in the single-phase 
VSI because the instantaneous power of the three-phase 
inverter is constant in a steady state [20]. 
This paper introduces the three-phase VSI as the small 
inverter because of the following reasons:  
1. The three-phase inverter is widely used. 
2. Lower dc-link voltage allows smaller power rating. 
3. General-purpose inverters are available as the small 
inverter. 
4. No special control is required to the ripple current 
Note that the three-phase VSI has only to control its output 
voltage, i.e., open-loop PWM control is applicable. 
III. PROPOSED SYSTEM CONFIGURATION 
A. Circuit Configuration 
Fig. 3 shows the proposed evaluation circuit consisting of the 
three-phase VSI, a low-voltage dc supply VLV with a choke 
inductor LLV, the high-voltage dc supply VHV with a choke 
inductor LHV, the bypassing capacitor Cbypass, and the capacitor 
under test, CUT.  The low-voltage dc supply is used for driving 
the three-phase VSI.  The high-voltage dc supply provides a dc 
bias voltage to CUT. 
Fig. 4 shows current paths flowing out of the two dc voltage 
supplies and the three-phase VSI.  The high-frequency ripple 
current generated by the VSI, iHF circulates through Cbypass and 
CUT because it does not flow into the two choke inductors LLV 
and LHV as shown in Fig. 4(a).  The low-voltage dc supply VLV 
provides a dc current ILVdc to the VSI through LLV as shown in 
Fig. 4(b).  The high-voltage dc supply charges CUT and Cbypass to 
their operating voltages, and then supplies a small amount of 
leakage dc current of the capacitors, IHVdc as shown in Fig. 4(c).  
Hence, the power rating of the high-voltage dc supply is quite 
small. 
 
B. Power rating of the small inverter 
Since the current rating of the small inverter is the same as that 
of the full-scale inverter, the relation between the power rating 
of the small inverter, Psmall and that of the full-scale inverter, 
PFS is given by 
𝑃small
𝑃FS
=
𝑉DClink−S
𝑉DClink−FS
=
𝑉LV
𝑉HV
,                       (1) 
where VDClink-FS and VDClink-S are dc-link voltages of the 
full-scale inverter and the small inverter, respectively, and PFS 
is the power rating of the full-scale inverter.  As the dc-link 
voltage of the small inverter, VDClink-S contains ripple voltages 
of CUT and Cbypass, the dc mean of VDClink-S should be designed to 
be more than the ripple voltages.  The low-voltage dc supply 
should provide the dc mean voltage according to the ripple 
voltages.  Since the instantaneous power of the three-phase 
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Fig. 4  Current paths of the proposed circuit. (a) AC current flowing out of the 
VSI. (b) DC current flowing out of the low-voltage dc supply. (c) DC current 
flowing out of the high-voltage dc supply. 
 
 
Fig. 5  Equivalent circuit focusing on the current flowing out of the inverter IHF 
and the capacitor current IC. 
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inverter is constant, dc-link voltage of the three-phase inverter 
contains only switching ripple component.  Thus, one can pay 
attention to the switching frequency, the current rating, and 
capacitance of CUT.  In practice, however, attention should also 
be paid to imbalance of the three-phase load of the inverter 
because it would cause ripple voltage on the dc link.   
Note that, accelerated ageing tests, especially for highly 
accelerated life tests (HALT), are often accompanied by over 
voltage or current ratings, so that the ripple voltages would get 
large.  It would be a constraint on reducing the power rating of 
the small inverter in the accelerating tests. 
This paper introduces a condition that the dc-link voltage of 
the small inverter is 1/20 to 1/10 of that of the full-scale 
inverter. 
 
C. Design of Choke Inductors 
Reactances of the two choke inductors should be much larger 
than that of capacitors CUT and Cbypass. 
ω𝐿choke ≫
1
𝜔𝐶dc
,                                 (2) 
where  = 2fsw, fsw is the switching frequency of the inverter, 
Lchoke indicates a choke inductor of LHV or LLV, and Cdc stands 
for CUT or Cbypass.  The current rating of Lchoke is determined by 
the leakage dc current of Cdc.  Since volume of inductor is in 
proportion to 3/4th power to the maximum stored energy of 
1
2⁄ 𝐿𝐼
2  [21], the volumes of the choke inductors are quite 
small. 
 
D. Example of practical use 
Low-voltage (200 or 400 V) general-purpose inverters are 
available to the small inverter, so that medium-voltage 
capacitors are suitable for the proposed circuit.  The current 
rating of the general-purpose inverters are up to 1000 A [22, 23].  
Thus, the proposed circuit using the general-purpose inverter 
can evaluate capacitors used in a high-power inverter with a 
power rating up to 1-10 MVA. 
IV. ANALYSIS OF THE CAPACITOR CURRENT 
This section makes a theoretical analysis of the capacitor 
current against the current flowing out of the inverter so as to 
indicate equivalency to the full-scale inverter in terms of 
capacitor current waveform. 
A. Transfer function for the capacitor current 
Fig. 5 shows an equivalent circuit that focuses on the transfer 
function between the ripple current flowing out of the inverter 
IHF and the capacitor current IC, where IHF is depicted as a 
high-frequency ac current source. Z1, Z2, Z3, and Z4 are 
impedances of the high-voltage choke inductor, bypassing 
capacitor, capacitor under test, and low-voltage choke inductor, 
respectively. Z1 and Z4 consist of inductances LHV and LLV, and 
series resistances RHV and RLV that stand for equivalent series 
resistances and/or intentionally-installed damping resistors, 
respectively.  Z2 and Z3 contain capacitances Cbypass and CUT, 
equivalent series resistances RES2 and RES3, and leakage 
 
TABLE I  RATINGS AND CIRCUIT PARAMETERS OF THE PROPOSED 
CIRCUIT USED IN ANALYSIS AND SIMULATION. 
Power rating of the system P 1 MVA 
Power rating of the inverter Pinv 100 kVA 
AC current rating IO 300 A 
AC voltage rating VO 200 V 
Low-voltage dc source VLV 350 V 
High-voltage dc source VHV 3.5 kV 
Load inductor LO 1.23 mH [100%] 
Load resistor RO 3.9 m  [1%] 
Switching frequency fSW 1 kHz 
Output frequency fO 50 Hz 
High-voltage choke inductor LHV 1 mH 
Low-voltage choke inductor LLV 1 mH 
Capacitor under test CUT 3 mF 
Unit capacitance constant of the 
capacitor under test [25] 
H 18 ms 
Bypassing capacitor Cbypass 3 mF 
Leakage resistance of capacitors Rleak 19 k (0.05%) 
Equivalent series resistance of 
capacitors 
RES 5.8 m (0.05%) 
Damping resistor Rdamp 10  
() is based on 1 MVA, 2 kV, and 300A 
[] is based on 100 kVA, 200 V, 300 A, and 50 Hz 
 TABLE II  RATINGS AND CIRCUIT PARAMETERS OF THE 
FULL-SCALE INVERTER USED IN SIMULATION. 
Power rating P 1 MVA 
AC current rating IO 300 A 
AC voltage rating VO 2 kV 
DC link voltage Vdc 3.5 kV 
Switching frequency fSW 1 kHz 
Output frequency fO 50 Hz 
Load inductor LO 12.3 mH (100%) 
Load resistor RO 39 m (1%) 
() is based on 1 MVA, 2 kV, 300A, and 50 Hz 
 
 
Fig. 6 Bode plot of the transfer function between IC(s) and IHF(s), G(s) 
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resistances Rleak2 and Rleak3, respectively.  The impedances Z1 to 
Z4 are given by the followings: 
 
𝑍1(𝑠) = 𝑠𝐿HV + 𝑅HV                                  (3) 
𝑍2(𝑠) =
𝑅leak2
1+𝑠𝐶bypass𝑅leak2
+ 𝑅ES2                 (4) 
𝑍3(𝑠) =
𝑅leak3
1+𝑠𝐶UT𝑅leak3
+ 𝑅ES3                      (5) 
𝑍4(𝑠) = 𝑠𝐿LV + 𝑅LV.                                 (6) 
 
IC(s) can be calculated by Z1 to Z4 and IHF(s).  Thus, the transfer 
function G(s) between IHF(s) and IC(s) is expressed as 
𝐺(𝑠) =
𝐼𝐶(𝑠)
𝐼𝐻𝐹(𝑠)
=
𝑍1𝑍4
𝑍3𝑍4+(𝑍1+𝑍2)(𝑍3+𝑍4)
              (7) 
B. Analytical Result 
Table I summarizes the rating and circuit parameters of the 
proposed circuit used for this analysis as well as simulation 
described in section V.  Reactances of LHV, LLV, Cbypass, and CUT 
under a switching frequency of 1 kHz are given by 
ω𝐿𝐻𝑉 = 𝜔𝐿𝐿𝑉 = 6.3 Ω                               (8) 
1
𝜔𝐶𝑏𝑦𝑝𝑎𝑠𝑠
=
1
𝜔𝐶𝑈𝑇
= 53 mΩ                          (9) 
Thus, reactances of choke inductors are adjusted to be much 
larger than those of the capacitors.  Note that RHV corresponds 
to the damping resistor Rdamp described in section V, and RLV is 
set to be zero.  
Fig. 6 provides a bode plot of the transfer function G(s) with 
different capacitors of CUT = 3 mF and 1.5 mF.  The gain of 
G(s) stays 0 dB and the phase of that does 0 degrees in a range 
over the switching frequency of 1 kHz, which indicate that the 
capacitor current IC is equivalent to the ripple current flowing 
out of the inverter IHF. 
V. SIMULATION 
This section presents simulated results of the proposed 
circuit with comparing to the full-scale three-phase inverter, 
where a software package of the “PLECS” is carried out [24]. 
 
A. Full-scale inverter 
 
 
(a) 
 
 
 
(b) 
 
Fig. 7 Circuit configurations used for simulation. (a) Full-scale three-phase 
inverter. (b) Proposed evaluation system. 
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  Fig. 7(a) shows the full-scale three-phase inverter, where a 
dc voltage source is connected instead of the capacitor under 
test on the dc link.  Sinusoidal pulse-width modulation 
(SPWM) is applied to the inverter. The inductive load with a 
small equivalent series resistance of 1% is connected, so that 
the inverter drives almost only reactive power. Although the 
ripple current waveform somewhat changes according to the 
power factor of the inverter output power, it always contains 
high-frequency ac components that result from the switching 
frequency and a dc current that synthesizes an active power.  
Hence, the inverter does not have to drive active power when it 
operates as a ripple current source.  Note that the inverter can 
also drive active power in return for increased power rating of 
the dc voltage source. 
  Table II summarizes the ratings and circuit parameters of the 
full-scale inverter.   
(a) 
 
(b) 
 
(c) 
 
(d) 
 
Fig. 8  Simulated waveforms of the capacitor current iC. (a) Full-scale inverter. 
(b) Proposed circuit under Condition 1. (c) Proposed circuit under Condition 2. 
(d) Proposed circuit under Condition 3. 
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B. Proposed circuit 
Fig. 7(b) illustrates the proposed evaluation circuit used for 
simulation.  The capacitors CUT and Cbypass include equivalent 
series resistances and leakage resistances.  Power dissipations 
of the equivalent series resistances and that of the leakage 
inductances are assumed to be 0.05% of the rated power of the 
circuit because a dissipation factor of dc-link capacitors used in 
a high-power inverters is around 0.1%.  The damping resistor 
Rdamp prevents an oscillation caused by the capacitors and the 
choke inductors. The power consumption of the damping 
resistor is only 0.1% of the supplied power from the 
high-voltage dc supply. Note that the proposed circuit can also 
supply a ripple current in case the load power factor is changed 
although the low-voltage dc supply has to provide an amount of 
active power to the small inverter.  
This section discusses validity of the proposed circuit with 
different power ratings and different capacitors as the 
followings: 
 Condition 1: Power rating is 1/10 of the full-scale inverter, 
and CUT = Cbypass = 3 mF. 
 Condition 2: Power rating is 1/20 of the full-scale inverter, 
and CUT = Cbypass = 3 mF. 
 Condition 3: Power rating is 1/10 of the full-scale inverter, 
and CUT = 1.5mF and Cbypass = 3 mF. 
The ratings and circuit parameters of the condition 1 are shown 
in Table I.  Condition 2 employs a low-voltage dc source of VLV 
= 175 V and the same current rating as the condition 1.  
Condition 3 uses the same parameters of the condition 1 except 
for CUT.  
  
 
C. Simulated results 
Fig. 8 shows simulated waveforms of the capacitor current iC. 
In addition, Fig. 9 illustrates frequency spectrums of the 
capacitor current extracted by the Fast-Fourier Transform 
(FFT).  All the waveforms of the proposed circuit almost agree 
with that of the full-scale inverter from the standpoint of time 
domain as well as frequency domain. 
Fig. 10 shows the voltage across the capacitor under test, vCUT 
in the proposed circuit.  They stay at 3.5 kV that is the dc bias 
voltage applied by the high-voltage dc supply. 
Fig. 11 shows the dc-link voltages of the small inverter in the 
proposed circuit, vdclink. Since the peak-to-peak ripple amplitude 
of vdclink is determined by iHF and the capacitors, the amplitude 
in the condition 1 is equal to that in the condition 2, which is 64 
V.  This is only 18% of the nominal dc-link voltage of 350 V, 
and so it would have room for reducing the nominal dc-link 
voltage, i.e., reducing the power rating of the proposed circuit.  
On the other hand, the amplitude in the condition 3 are larger 
than that in the condition 1 and 2 because smaller CUT is 
employed. 
 
CONCLUSION 
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(b) 
 
(c) 
 
(d) 
 
Fig. 9 FFT results of the capacitor current iC. (a) Full-scale inverter. . (b) 
Proposed circuit under Condition 1. (c) Proposed circuit under Condition 2. (d) 
Proposed circuit under Condition 3. 
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This paper has proposed a new evaluation circuit for dc-link 
capacitors used in a high-power three-phase inverter.  The 
proposed circuit is characterized by combining a small 
three-phase inverter and a small voltage supply.  Although the 
power rating of the small inverter is less than 1/10 of that of a 
full-scale three-phase inverter, the proposed circuit is 
equivalent to the full-scale inverter in terms of the capacitor 
current and dc-bias voltage. Theoretical analysis has confirmed 
that the small inverter presents the same ripple current 
waveform as that of the full-scale inverter. Simulation using a 
software package of the “PLECS” has confirmed the viability 
and effectiveness of the proposed circuit, verifying that the 
proposed circuit presents the same ripple current waveform and 
dc bias voltage as those of the full-scale inverter to the capacitor 
under test.   
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